The purpose of Blind Source Separation (BSS) is to obtain separated sources from convolutive mixture inputs. Among the various available BSS methods, Independent Component Analysis (ICA) is one of the representative methods. Its key idea is to repetitively update and calculate the measures. However, dealing with the measures obtained from multi-array sensors causes obstacles for real-time use. In order to solve this problem, it is necessary to convert the software implementation of BSS algorithm into the hardware architecture. Through the use of hardware architecture, the BSS algorithm can efficiently work within a relatively short time. In this study, we investigate a practical method using a parallel algorithm and architecture for hardware use in a blind source separation. We design a feedback network for real-time speech signal processing. The network is composed of forward and updates algorithms. The architecture of the network is systolic and therefore it is suitable for parallel processing. We only have to add and connect modules for scaling. This paper covers the process from the systolic design of BSS to the hardware implementation using Xilinx FPGAs. The simulation results of our proposed implementation are also represented in the experimental section. In that section, our architecture returns satisfying results with robust qualities.
Introduction
In the signal processing area, BSS is considered to be one of the fundamental problems. BSS assumes a MultiInput-Multi-Output (MIMO) model. It is primarily based upon the principle that we can recover independent sources from mixture inputs. Among various forms of BSS, the simplest form is when mixtures are assumed to be linear instantaneous mixtures of sources [1] . In the 1980's, Jutten and Herault [2] formalized the problem and there have been many models proposed to solve this problem [3] [4] [5] [6] .
From the many available models, this paper suggests the use of K. Torkkola's feedback network [7] [8] [9] algorithm because it has the ability to deal with convolutive mixtures. For the learning algorithm, we propose T. Nomura's extended Herault-Jutten method [10] algorithm. By using these algorithms, the linear systolic architecture of an efficient BSS method can be designed and implemented in this paper. This architecture is composed of forward and updates processors. In the chip, we connected each processing element in a systolic manner. Therefore, we can easily scale up the architecture by adding more identical chips. Fabricated FPGA enables us to reduce the development period and verify the algorithms using hardware at a low cost, even though we cannot optimize the hardware implementation with FPGA when compared to Application-Specific-Integrated-Circuit (ASIC). Accordingly, we use a Very-High-speed-integrated-circuit-Hardware-Description-Language (VHDL) and fabricated FPGA in order to design the BSS chip.
Our paper mainly consists of three parts: Section 2 derives an algorithm for a feedback network, and Section 3 shows detailed architecture of the feedback network. Se-ctions 4 and 5 show the simulation results and conclusion.
Backgrounds
This section provides an introduction to convolutive mixing model. Then, it focuses on K. Torkkola's feedback network algorithm and T. Nomura's extended Herault-Jutten method, which is implemented in software by Choi and Cichocki's method [6,11].
Convolved Mixture Model
In a convolved mixture model in which a real speech signal is assumed, the acoustic environment imposes a different impulse response between each source and array sensor. Given N statistically independent speech sources s(t)=[s 1 (t), s 2 (t), . . . , s N (t)]
T and M signals measured at the array sensors x(t)=[x 1 (t), x 2 (t), . . . ,
T , the mixing model is represented as , 0
Here, {h ij,p } is the room impulse response between the j th source and the i th microphone and x i (t) denotes the signal present at the i th microphone at time instant t. If we simplify the model to two mixture inputs of two independent sources (M = 2, N = 2) in the Z domain, the model can be shown as [7, 12] suggests a feedback network algorithm as follows
Feedback Network Algorithm
where w ij,p is the weight between y i (t) and y j (t − p). (4) is the abbreviated form of the output vector y(t). Figure 1 and (5) 
The existence of this solution requires H 12 (z) and H 21 (z) to have stable inverses. If these are not fulfilled, the network is unable to achieve separation.
In [2] , the Jutten-Herault algorithm suggested a learning algorithm of weight W for instantaneous mixtures.
[10] extended the Jutten-Herault algorithm and proposed the blind separation model, based upon the assumption that observable signals are convolutively mixed. The learning algorithm updates W using the following form.
In (7), η t is the learning rate, and f(.) and g(.) are odd symmetric functions. The update rule is based on the gradient descent method. It is easy to see that the correlation between f(y i (t)) and g(y j (t − p)) is removed when the learning algorithm achieves convergence. In this paper, we use the signum function as f(.) and the 1st order linear function as g(.) for easy hardware implementation. (4) and (7) as follows 
The Modified Algorithm
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Systolic Architecture for Feedback Network
In this section, we will establish systolic architecture for the forward and update process. Each sub part contains overall architecture and internal architecture. The computational complexity is also analyzed in this section.
Systolic Architecture for Forward Processor
First, we will introduce the overall architecture of the forward process. This architecture is spatially efficient because it can accommodate more time delays with a given limited space. The below is the cost of the forward processor f i,p (t) at time index t.
We can combine (4) and (10) as follows. Figure 3 is the systolic array architecture of the forward processor. This architecture calculates the PE cost with L + 1 processing elements. When p = 1, 2 (10) . At the end of the array p = L+1, y 1 (t) and y 2 (t) are calculated by using (11) . This array is very scalable and can be easily implemented. This array allows us to considerably reduce computational complexity. Each PE consists of 2 adders, 2 registers, and 2 multipliers. The internal structure of the PE is represented in Figure 4 . The forward process of the feedback network algorithm consists of two linear arrays of (L + 1) PEs. 4L buffers are required for output y(t) and the cost of PE needs 2L buffers. Since each output y(t) is By bits long, a memory with O(LB y ) bits is needed. In this manner, each PE must store the partial cost of B p bit and thus additional O(LB p ) bits are needed. Therefore, we need the total O(LB y + LB p ) bits.
Systolic Architecture for the Update Processor
This part shows the architecture used for weighted updates. This architecture also consists of processing elements with a similar operation. In the update processor, we call the processing element Update Element (UE). If the number of outputs is two (n = 2), (7) can be written as 12, 12,
( ( )) ( ). Figure 5 shows the systolic array for the update processor. In the figure, 2L + 1 UEs are connected in series when the number of PE is L. We also define the forward process clock and the update process clock as CLK f and CLK u = 2*CLK f respectively. The even UEs are only active at even times. Similarly, the odd UEs are only active at odd times. The UE equation can be represented as 1 2
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Here, [x] denotes the maximum integer which is not over x.
If the number of PE is L, the architecture of the update consists of 2L + 1 UEs shown in Figure 5 . We denote the forward process clock as CLK f , and the update clock is CLK u = 2*CLK f . At even times, only even UEs are active and the odd UEs are inactive. At odd times, the UE play the roles in a reversed way. The UE equation has the form 1 2
where [x] is the maximum integer which is not over x. Figure 6 is the internal structure for the UE. The P th UE receives two inputs y 1 (t) and y 2 (t), and returns the up- Figure 6 shows the internal structure of the UE of the feedback network. The p th UE receives tw dated UE cost u p (t) as a final result. In the figure, f() is the signum function, f(y 1 (y 1 (t) ). Finally, it updates the UE cost u p (t). In this architecture, f() is the sig-feedback network algorithm uses a linear array of (2L + 1) UEs. The output y(t) and the cost of UE need 4L + 2 and 2L + 1 buffers respectively. If UE stores the partial cost of Bu bits, the total O(LB y + LB w ) bits are sufficient. Figure 7 and Table 1 represent the whole feedback netthat there are two mixture puts from two independent sources. The goal of the esigned the system for implementa-(Xilinx Virtex-II XC2V8000). The evice utilization can be seen in Table 3 . We fully tested work architecture. We assume in architecture is to reduce the correlation between the inputs as much as possible. In 3.3, we represent the overall feedback network algorithm. The system consists of Initialization, Forward process, Update process, and Weights update. The initialization step is for setting the state suitable for the beginning of the system. At this step, all of the weights and costs of processing elements are set to zero. Through the forward process step and the update process step, all of the weights are calculated and reloaded recursively for the separation.
(t)) = sign(y 1 (t)). o inputs y (t) an num function, f(y 1 (t)) = sign(y 1 (t)). The update of the

Overall Architecture
Experiments
Using VHDL, we d tion with an FPGA d the chip with and without noise. In this section, we tested our method based upon a VHDL simulation. We also tested the chip by extensively using ModelSim simulation 
If t=even, then for p=even :
else t=odd, then for p=odd : tools. It is designed to interface with the PLX9656 PCI chip. For the parametric setup, we fixed L = 100 and η t = 10
. As a performance measure, we used a signal to noise ratio improvement by Choi and Cichocki [11] , as 2 10 2 Figure 8 shows two different sampled speech signals, the mixture records of s(t) and the recovered y(t) and are shown in Figure 9 and 10 respecvely. In this test, the experiment results are SNR Figure 11 is the graph showing the convergence learning for the feedback network. In the f tem seems to converge at r 100.
us hardware and softare implementation differ significantly it will be diffile, to migrate software implementaons directly to hardware implementations. The hard- We have also tested the performance of our method in noisy environments. In Table 2 , the system shows a robust performance even in high SNR (above 0dB only 
Conclusions
In this paper, the systolic algorithm and architecture of a feedback network have been derived and tested with VHDL code simulation. This scheme is fast and reliable since the architectures are highly regular. In addition, the processing can be done in real time. The full scale system can be easily obtained by the number of PEs, and UEs. Our system has two inputs but we will extend it for N inputs.
Because the algorithms ed for w cult, if not impossib ti ware needs different algorithms for the same application in terms of performance and quality. We have presented a fast and efficient VLSI architecture and implementation of BSS. The architecture has the form of a linear systolic array using simple PEs that are connected with only neighboring PEs and thus can be easily scalable with more identical chips.
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